



**Vishay Siliconix** 

## **Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	500				
R <sub>DS(on)</sub> (Ω)	$V_{GS} = 10 V$	3.0			
Q <sub>g</sub> (Max.) (nC)	17				
Q <sub>gs</sub> (nC)	4.3				
Q <sub>gd</sub> (nC)	8.5				
Configuration	Single				



τη Δ



#### **FEATURES**

• Low Gate Charge Q<sub>g</sub> Results in Simple Drive Requirement



- Improved Gate, Avalanche and Dynamic dV/dt RoHS<sup>3</sup> COMPLIANT Ruggedness
- · Fully Characterized Capacitance and Avalanche Voltage and current
- Effective Coss Specified
- · Lead (Pb)-free Available

### **APPLICATIONS**

- Switch Mode Power Supply (SMPS)
- Uninterruptable Power Supply
- · High Speed Power Switching

### **TYPICAL SMPS TOPOLOGIES**

- Two Transistor Forward
- · Half bridge
- Full bridge

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRF820APbF
	SiHF820A-E3
SnPb	IRF820A
	SiHF820A

ABSOLUTE MAXIMUM RATINGS	<sub>C</sub> = 25 °C, u	nless otherw	vise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V <sub>DS</sub>	500	V		
Gate-Source Voltage			V <sub>GS</sub>	± 30	v	
Continuous Drain Current	V <sub>GS</sub> at 10 V T	T <sub>C</sub> = 25 °C	- I <sub>D</sub>	2.5		
		T <sub>C</sub> = 100 °C		1.6	A	
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	10		
Linear Derating Factor				0.40	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	140	mJ	
Repetitive Avalanche Current <sup>a</sup>			I <sub>AR</sub>	2.5	A	
Repetitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	5.0	mJ	
Maximum Power Dissipation	T <sub>C</sub> =	25 °C	PD	50	W	
Peak Diode Recovery dV/dt <sup>c</sup>			dV/dt	3.4	V/ns	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	for	10 s	-	300 <sup>d</sup>		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T<sub>J</sub> = 25 °C, L = 45 mH, R<sub>G</sub> = 25  $\Omega$ , I<sub>AS</sub> = 2.5 A (see fig. 12). c. I<sub>SD</sub>  $\leq$  2.5 A, dl/dt  $\leq$  270 A/µs, V<sub>DD</sub>  $\leq$  V<sub>DS</sub>, T<sub>J</sub>  $\leq$  150 °C.

d. 1.6 mm from case.

\* Pb containing terminations are not RoHS compliant, exemptions may apply

## Vishay Siliconix



THERMAL RESISTANCE RA	TINGS									
PARAMETER	SYMBOL	TYP.		MAX.		UNIT				
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-		62		°C/W				
Case-to-Sink, Flat, Greased Surface	R <sub>thCS</sub>	0.50	0.50 -							
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-		2.5			1			
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$ ,	unless otherw	vise noted								
PARAMETER	SYMBOL	TEST	CONDIT	ONS	MIN.	TYP.	MAX.	UNIT		
Static										
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$	V, I <sub>D</sub> = 2	50 μA	500	-	-	V		
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C,	I <sub>D</sub> = 1 mA	-	0.60	-	V/°C		
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$			2.0	-	4.5	V		
Gate-Source Leakage	I <sub>GSS</sub>	$V_{GS} = \pm 30 \text{ V}$			-	-	± 100	nA		
Zara Cata Valtaga Drain Overset		V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V	<sub>S</sub> = 0 V	-	-	25				
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 400 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$		-	-	250	μA			
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	١	<sub>D</sub> = 1.5 A <sup>b</sup>	-	-	3.0	Ω		
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> = 5	0 V, I <sub>D</sub> =	1.5 A <sup>b</sup>	1.4	-	-	S		
Dynamic	•	•								
Input Capacitance	C <sub>iss</sub>	V	aa = 0 V		-	340	-			
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5 $V_{GS} = 0 V; V_{DS} = 1.0 V, f = 1.0 MHz$ $V_{GS} = 0 V; V_{DS} = 400 V, f = 1.0 MHz$		-	53	-	pF			
Reverse Transfer Capacitance	C <sub>rss</sub>			-	2.7	-				
Output Capacitance	C <sub>oss</sub>				490					
Output Capacitance	C <sub>oss</sub>				15					
Effective Output Capacitance	C <sub>oss</sub> eff.	$V_{GS} = 0 V; V_{DS} = 0 V to 400 V^{c}$			28					
Total Gate Charge	Qg			I <sub>D</sub> = 2.5 A, V <sub>DS</sub> = 400 V, see fig. 6 and 13 <sup>b</sup>	-	-	17	nC		
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V			-	-	4.3			
Gate-Drain Charge	Q <sub>gd</sub>	see		lig. 6 and 135	-	-	8.5	1		
Turn-On Delay Time	t <sub>d(on)</sub>				-	8.1	-			
Rise Time	t <sub>r</sub>	$V_{DD} = 250 \text{ V}, \text{ I}_D = 2.5 \text{ A},$ $R_G = 21 \ \Omega, \text{ R}_D = 97 \ \Omega, \text{ see fig. } 10^{\text{b}}$		254	-	12	-	1		
Turn-Off Delay Time	t <sub>d(off)</sub>			-	16	-	ns			
Fall Time	t <sub>f</sub>			-	13	-				
Drain-Source Body Diode Characteristic	cs	•								
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	2.5	A			
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	10				
Body Diode Voltage	V <sub>SD</sub>	$T_J$ = 25 °C, $I_S$ = 2.5 A, $V_{GS}$ = 0 V <sup>b</sup>		-	-	1.6	V			
Body Diode Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25 \text{ °C}, I_F = 2.5 \text{ A}, dl/dt = 100 \text{ A}/\mu\text{s}^b$		-	330	500	ns			
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	760	1140	nC			
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )						L <sub>D</sub> )		


#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %. c. C<sub>oss</sub> eff. is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80 % V<sub>DS</sub>.



**Vishay Siliconix** 



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







Fig. 2 - Typical Output Characteristics,  $T_C = 150$  °C



T<sub>.1</sub>, Junction Temperature (°C) Fig. 4 - Normalized On-Resistance vs. Temperature

-60 -40 -20 0 20 40 60 80 100 120 140 160

## Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



## Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to-Source Voltage vs. Avalanche Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

**Vishay Siliconix** 





Peak Diode Recovery dV/dt Test Circuit

\*  $V_{GS} = 5$  V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91057.



Vishay

## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.